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INTRODUCTION 
MST radars  vary considerably from one i n s t a l l a t i o n  t o  the next i n  the type 
of hardware, operating schedule, associated personnel, and amount of funding. 
Most such systems do not have the computing power to  decode i n  software when the 
decoding must be performed f o r  each received pulse, as i s  required f o r  ce r t a in  
sets of phase codes. These s e t s  allow one t o  obtain the best signal-to-sidelobe 
r a t i o  when operating a t  the minimum baud length allowed by the bandwidth of the 
transmitter.  
decoder, and discuss the app l i cab i l i t y  of each t o  decoding MST radar signals.  
We present a new design fo r  a decoder which i s  very inexpensive t o  build,  easy 
t o  add t o  an ex i s t ing  system and i s  capable of decoding on each received pulse 
using codes with a baud length as short  as one microsecond. 
We discuss here a number of r ea l i za t ions  of the hardware phase 
CODES USED WITH MST RADARS 
In  nearly a l l  MST radar sounding, the received s ignal  i s  s ta t ionary over a 
t i m e  equal t o  a t  least several  periods of the t ransmit ter  pulse sequence. This 
f a c t  has a strong influence on the type of codes which can be used. 
used codes have been the binary complementary codes as described i n  WOODMAN 
(1980). Because these codes have zero sidelobes, there  has been no need t o  use 
multiphase codes which a re  much more d i f f i c u l t  t o  implement. Recently however, 
binary code sets have been developed which use a d i f f e ren t  code for  each trans- 
mitted pulse (SULZER and WOODMAN, 1982; 1983). I n  a perfect  system, these codes 
o f f e r  no advantage over the complementary pair ,  since the la t ter  has no side- 
lobes. I n  a r e a l  system, however, there  a re  imperfections, especial ly  i n  the 
t ransmit ter ,  and the quasi-complementary codes o f f e r  s ign i f i can t  advantages. 
The use of these new codes has one large disadvantage: decoding must be per- 
formed on each received pulse. On the other hand, the use of the complementary 
code pair  means t h a t  the r e tu rns  from each of the two codes can be added before 
decoding so t h a t  only two decodings are necessary fo r  each of the two codes co- 
herent i n t e rp re t a t ion  period. 
t ion.  
The most- 
Thus the new codes require  a l o t  more computa- 
HARDWARE VERSUS SOFTWARE DECODING 
The low computation r a t e s  associated with decoding the complementary pa i r  
when the coherent i n t e rp re t a t ion  t i m e  i s  long allow the decoding t o  be performed 
i n  software i n  many systems. 
decoded. I n  t h i s  case a special  purpose hardware device (DECODER) must be used. 
Decoders vary tremendously i n  t h e i r  complexity, speed, the method used t o  
perform the decoding and f l e x i b i l i t y .  A s  a consequence, they a l so  vary 
tremendously i n  t h e i r  cost. 
This i s  not the case i f  each pulse must be 
The advantages of hardware decoding are the following: 
Much higher data r a t e  than a general purpose computer, even higher than an (1) 
array processor. 
(2) Faster "programming" of code changes than i n  a computer. 
decoders only. ) 
(3) 
(Some types of 
On-line monitoring ( a t  output of decoder) shows good height resolution. 
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The advantages of software decoding are the following: 
(1) 
used. 
For low data  rates, an already avai lable  general purpose computer may be 
(2) Ease of implementation. 
The next sections of t h i s  paper describe various types of hardware decodes, 
and present a new design f o r  one which i s  well-suited f o r  middle atmosphere 
work. 
THE DECODER: A TRANSVERSAL FILTER 
A decoder perform a convolution 
o ( t )  5 i ( t )  * h j ( t >  (1) 
where i ( t )  i s  the input s ignal  
h $ t )  is the impulse response of the decoder programmed f o r  code j 
and o ( t )  i s  the output signal.  
The convolution may be wri t ten out as an in t eg ra l  
This i n t e g r a l  becomes a summation fo r  d i sc re t e  samples. Figure 1 shows a 
block diagram of a decoder for a code N long. The present value and N-1 earlier 
values a r e  stored i n  a delay l ine.  
impulse response consis ts  of +1 or -1 and so the mult ipl icat ions are replaced 
with addi t ions of e i t h e r  the s ignal  or the inverted signal.  The f igu re  shows a 
d i g i t a l  implementation. 
analog inve r t e r  and adders. 
I n  the case of a binary phase code the 
This could be done with an analog delay l i n e  and 
I f  w e  wish t o  change the code quickly, we must add a s h i f t  r e g i s t e r  and 
selector  switches. This i s  shown i n  Figure 2.  Note t h a t  i f  the s ignal  values 
N-1 ELEMENT DIGITAL DELAY LINE 
For)  N ELEMENT COD€ 
NO SIGN CHANGE 
m +I 
c FOR CODE ELEMENTS 
CODE IS HARDWIRED YULTl INPUT DIGITAL ADDER 
a 1  PUTTING SIGH 
L OUTPUT CHANGERS ON THOSE TAPS CORRESPONDING 
TO COLE ELEMENTS W -I ’ 
Figure  1. Transversal f i l t e r  decoder €or  code length  N. 
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Figure 2. Transversal f i l t e r  decoder f o r  code length N 
allowing quick changes o f  code. 
en te r  from the l e f t ,  the  code must f i l l  the s h i f t  r e g i s t e r  from the r igh t .  This 
accomplishes the folding about the time a x i s  which i s  indicated by the negative 
sign i n  equation 2. 
For a p rac t i ca l  decoder, w e  need one more s h i f t  r e g i s t e r  which i s  p a r a l l e l  
t o  the one s to r ing  t h e  phase code. This i s  the amplitude of t he  code and i s  '1' 
wherever the code is  defined and '0' otherwise. It i s  a l so  attached t o  the 
control lines on the switches and when it  i s  '0 '  nei ther  switch is  connected. 
This makes i t  possible to  use codes with the length less than N, 
An example of the type of decoder described i n  Figure 1 i s  the Barker 
Decoder used a t  Arecibo Observatory. 
a t  the 30 MEz IF  frequency. 
l i n e  with taps. 
good only for  the 13 b i t  Barker code with 4 psec baud. 
The device i s  completely analog and works 
The input s ignal  i s  f ed  t o  a surface-wave delay 
The device i s  The appropriate taps  are inverted and added. 
The t ransversal  f i l t e r  decoder would probably not be b u i l t  with a d i g i t a l  
implementation because of the  complexity of the multi-bit delay l ine.  
sect ion describes a d i g i t a l  design which i s  much more e f f i c i en t .  
The next 
THE DECODER: A COWLATOR 
The convolution described i n  the last sect ion can be performed i n  a very 
d i f f e ren t  way which i s  pa r t i cu la r ly  useful fo r  d i g i t a l  implementation and has 
the  advantage that the number of b i t s  i n  the  code may exceed the number of 
s torage r e s i s to r s .  This implementation has the form of a co r re l a to r ,  where each 
l a g  cortesponds t o  a d i f f e ren t  decoded range. 
r a the r  than the number of b i t s  i n  the code, i s  limited. 
Hence, the number of ranges, 
Referring t o  Figure 3, w e  see t h a t  the code en te r s  a s h i f t  r e g i s t e r  which 
i s  as long as the  number of ranges. 
s h i f t  r e g i s t e r  i s  an adder (or subtractor)  which adds i n t o  the associated 
accumulator i f  the f l i p  f lop  state i s  '1' or subtraqts  i f  '0 ' .  The s igna l  t o  be 
added (or subtracted) i s  i n  a l l  cases the present value, the one j u s t  digi t ized.  
I f  the code has N b i t s ,  then a f t e r  N cycles, the i t h  accumulator w i l l  contain 
A t  the output of each f l i p  f lop  i n  the 
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CODE SHIFT REGISTER 
CYCLIC 
GENEaAlOR 
I NPUT 
SOHAL 
ACCUMULATOR AIIO 
SHIFT REGISTER 
CLOCIED AT SAME 
R A T E ,  
I- OUTPUT 
FOR ONE RANGE 
Figure 3. Decoder using co r re l a to r  archi tecture  uses one 
channel per range (one channel shown). 
n- 1 
n=O 
Ai = 1 (Si+l) hn 
where Si i s  the m-bit input s ignal  
hn i s  the code value (1 or -1) 
A i  i s  the accumulated signal.  
We can see tha t  there  i s  no l imi t a t ion  t o  the length of the code, i n  
p r inc ip l e ,  although the accumulator w i l l  eventually overflow. On the otherhand, 
i f  the code i s  shorter  than t h i s  number of r e g i s t e r s ,  there  i s  no range 
l imi t a t ion  e i t h e r  since each accumulator may be dumped t o  the computer as i t  
completes, and the code may be s t a r t ed  i n t o  the s h i f t  r e g i s t e r  again. 
Figure 3 i s  a simplified block diagram of the planetary radar decoder a t  
The actual  c i r c u i t  does not have an ALU fo r  
the Arecibo Observatory; t h i s  decoder has been used f o r  MST observations i n  
additon t o  i ts  intended purpose. 
each range, but r a the r  t i m e  shares one ALU among as many as  32 ranges, thus 
reducing the  amount of hardware. 
REQUIREMENTS OF AN MST UDAR DECODER 
I n  the last section we have seen several  ways t o  design a decoder. In  
designing a new decoder for  MST work, the most important c r i t e r i o n  fo r  the 
instrument i s  t h a t  it f i t  i n t o  a l l ,  or nearly a l l ,  ex i s t ing  systems with a 
minimum of change. Since a l l ,  or nearly a l l  such systems already have AID 
converters and the a b i l i t y  t o  coherently add samples e i the r  i n  the general  
purpose computer for  j u s t  before it, it  i s  best  not t o  i n t e r f e r e  with t h i s  par t  
of the system. This means t h a t  the model of the decoder as an analog f i l t e r  i s  
most appropriate.  I n  t h i s  case, the decoder i s  placed a f t e r  t he  baseband mixer, 
and before the AID converter. 
the  important thing i s  t h a t  it be analog t o  analog and operate i n  r e a l  time. 
The requirement may seem unnecessary, but i t  should be remembered t h a t  the cost  
of any equipment must include the cost of a l t e r i n g  the  system of which it w i l l  
be a part .  
Actually, the decoder could be d i g i t a l  inside;  
4 9 3  
Other requirements are r e l a t ive ly  simple. A length of 64 i s  adequate; w e  
would l i k e  t o  use baud lengths of 1 psec and keep e r r o r s  b e t t e r  than 40 dB down 
i f  possible. 
THE ANALOG RING DECODER 
When designing a f i l t e r  which w i l l  have an analog input and output, we must 
consider the poss ib i l i t y  t h a t  using analog c i r c u i t r y  inside may be the best 
approach. Bigh-speed d i g i t a l  processors are very powerful machines, but they 
have some disadvantages. 
d i f f i c u l t y  i n  maintenance. These machines are usually one, or few, of a kind 
and the trouble-shooting procedures a r e  of ten not well-defined. 
The most important disadvantage f o r  our purpose is 
We present here a new analog design which i s  s imilar  t o  the normal trans- 
ve r sa l  f i l t e r  design i n  t h a t  the output i s  the simultaneous sum of N stored 
samples but i s  l i k e  the correlator  design i n  t h a t  only the code, a simple three- 
l eve l  s ignal ,  need be shif ted.  
Figure 4 i s  a block diagram showing the concept of the analog r i n g  decoder. 
To understand i t s  operation f i r s t  look a t  the rotor  of the cen t r a l  rotary switch 
which is  connected t o  the input signal.  This switch deposits samples on the 
capaci tors  which a re  stored u n t i l  the switch completes a revolution and deposits 
a new sample. 
have enough information stored t o  decode the signal.  A l l  we have t o  do i s  add 
the s ignals  from N adjacent capacitors with the correct polar i ty .  To do t h i s ,  
w e  place the code i n  a s h i f t  r e g i s t e r ,  and the  outputs of the s h i f t  r eg i s t e r  
control switches i n  the amplifiers t o  give the proper gain (+la -1, or 0) t o  the 
signal.  Everytime the switch moves forward one step,  so does the s h i f t  
r e g i s t e r ,  and the correct s igns are given t o  the delayed signals,  which are 
added through the r e s i s t o r s  t o  the output buss. 
As long as the code i s  shorter  than the number of capacitors,  w e  
OUTER RING 
2 BIT WIDE 
SHIFT REGISTER 
LOGIC 
COOE INPUT d 
Figure 4 .  Block diagram of analog r i n g  decoder, 
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This sample block diagram is  very close t o  the way the actual  machine 
operates. 
machine t o  run much f a s t e r  with high accuracy. 
capacitors and switch posit ions,  M, somewhat larger  than N, the length of the 
largest  code w e  w i l l  use. Second, w e  arrange the phase of the switch rotor  so 
t h a t  t he  code begins two posit ions a f t e r  the switch pointer. This means t h a t  
the present sample and the ones surrounding it w i l l  be connected t o  amplif iers  
with gain of 0 .  Third w e  add a second ro to r  t o  the switch which runs one step 
ahead of the other. This ro to r  i s  connected t o  the ground. 
Figure 5 shows one sect ion of the ring. 
a CMOS analog multiplexer which a c t s  l i k e  the rotary switch of Figure 4. 
f i r s t  s t ep  i n  taking a sample i s  t o  discharge the capacitor;  t he  second s t ep  i s  
t o  connect it t o  the input l i n e  so t h a t  a sample may be taken. This l a t t e r  s tep 
also removes the previous s ignal ,  but it turns  out t h a t  it i s  more important t o  
discharge as  nearly completely as  possible the previous s ignal ,  than i t  i s  t o  
f u l l y  charge it with the  new signal .  This i s  because keeping an old s igna l  w i l l  
cause a "ghost" and the re  i s  no way around t h i s  problem except t o  discharge the 
capacitor. On the other hand, if a l l  of the capacitors and switch resis tances  
had the same values it would not matter how many time constants of s e t t l i n g  t i m e  
were allowed since the r e l a t i v e  values of the samples would be unaffected. 
Therefore, it i s  only the differences between these component values which s e t  
the necessary s e t t l i n g  t i m e  f o r  sampling. 
(R Rswitch + Ramp) and a maximum component value e r ro r  of 10% give a maximum 
error  of .8% i n  voltage, which i s  more than 40 dB down. Using an addi t ional  
cycle t o  discharge the capacitor (R = %witch only) puts the ghost down m e r  80 
dB. To achieve the same ghost l eve l  without t he  extra  cycle would slow down the  
machine by more than a f ac to r  of two. 
However, w e  can make a few simple addi t ions which w i l l  allow the 
F i r s t  l e t  us make the number of 
Swintches A and B a r e  each pa r t  of 
The 
Allowing 2.5 t i m e  constants 
The two operational amplifiers and switches C and I) i n  Figure 5 a re  
equivalent t o  the gain-switched amplifier of Figure 4. After the sample i s  
completed i n  s t ep  two, w e  wait one more clock cycle fo r  the two amplif iers  t o  
settle. Once the outputs of the two amplif iers  have se t t l ed ,  they w i l l  not 
change for M-3 clock cycles. The gain charge i s  "passive" i n  t h a t  i t  is 
achieved by switching between two unchanging signals.  
various delayed s ignals  i s  a l s o  passive i n  t h a t  it invokes only r e s i s t o r s  and no 
operational amplifier.  
switching t i m e  ( d o  nsecs) and pick up from the logic  c i r cu i t ry .  Since a l l  of 
the log ic  i s  synchronous, a l l  the g l i t ches  occur on clock t r ans i t i ons  and may be 
removed by using a sample and hold on the output which samples j u s t  before the 
clock t r ans i t i on .  
The addi t ion of the 
The output does contain "gli tches" due t o  the f i n i t e  
R 
0 
T 0  Buss 
S W I T C H  
CLEAR CAP. 
2 SAMOLE 
SFTTI  f .__ _  
4 - N  I 0 1 0 1 0 0 ,  I I i 1 A O O / S U R  
X : DON'T CARE 
or I DEPENDS UPON PHASE OF CODE 
Figure 5. Sampling and switching. 
A complete error  analysis  i s  not possible i n  a paper of t h i s  length,  but a 
few comments w i l l  give a general idea of the s e n s i t i v i t y  t o  errors .  Assume t h a t  
there  w i l l  be a r e l a t i v e  e r ro r  i n  each of t he  N s l i c e s  of the decoder given by 
AEi for  i = 1 , N ,  where by r e l a t i v e  error  we mean the e r ro r  i n  the sampled 
s ignal  divided by the signal.  When the N samples are added the N signals  add 
d i r ec t ly  but t he  N error  add as  random numbers since they are independent and so 
the r e l a t i v e  e r ro r  i n  the output s ignal  voltage w i l l  be t i m e s  smaller than 
the typical  r e l a t i v e  error  on a s ingle  sample o r  N times b e t t e r  i n  power. 
Furthermore, the error  i n  the  output s ignal  is a function of the code; t ha t  i s ,  
some codes w i l l  give a posi t ive e r ro r ,  others  negative. Thus by using the  
Quasi-complementary codes which have a d i f f e ren t  code fo r  each member of the 
sequence, w e  obtain a fu r the r  reduction i n  the e r ro r  i n  the decoder i n  the same 
manner e r ro r s  i n  the transmitter are reduced. 
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